SRCS=$(HDL)/proc/vector/wallace_mult.v $(HDL)/proc/vector/wallace_adder.v tb.v

include $(SCRIPTS)/sim.mk

test: sim